3174 WordsOct 28, 201213 Pages

LETTERS International Journal of Recent Trends in Engineering, Vol 2, No. 6, November 2009
A Novel Power Delay Optimized 32-bit Parallel Prefix Adder For High Speed Computing
P.Ramanathan 1, P.T.Vanathi 2
1
PSG College of Technology / Department of ECE, Coimbatore, India. Email: pramanathan_2000@yahoo.com 2 PSG College of Technology / Department of ECE, Coimbatore, India. Email: ptvani@yahoo.com
Abstract—Parallel Prefix addition is a technique for improving the speed of binary addition. Due to continuing integrating intensity and the growing needs of portable devices, low-power and high-performance designs are of prime importance. The classical parallel prefix adder structures presented in the literature over the years optimize for logic depth, area, fan-out and interconnect count of logic circuits. In this paper, a new architecture for performing 32-bit Parallel Prefix addition is proposed. The proposed 32-bit prefix adder is compared with several classical adders of same bit width in terms of power, delay and number of computational nodes. The results reveal that the proposed 32-bit Parallel Prefix adder has the least power delay product when compared with its peer existing Prefix adder structures. Tanner EDA tool was used for simulating the adder designs in the TSMC 180 nm and TSMC 130 nm technologies. Index Terms— Parallel Prefix Adder, Dot operator, SemiDot operator, CMOS, Odd-dot operator, Even-dot operator, Odd-semi-dot operator, Even-semi-dot operator
In the above equation, ‘ • ’ operator is applied on two pairs of bits ( pi , g i ) and ( pi −1 , gi −1 ) . These bits represent generate and propagate signals used in addition. The output of the operator is a new pair of bits which is again combined using a dot operator ‘ • ’ or semi-dot operator ‘ • ’ with another pairs of bits. This procedural use of dot operator ‘ • ’ and semi-dot operator ‘ • ’

Related

## 4 Bit Parallel Adder Essay

2357 Words | 10 Pagesbit parallel adder. The first step in creating this is to focus in designing a 1 bit adder first. Given below is a figure of a 1 bit adder. The first stage of the adder is a XNOR gate that has an output voltage of VDD – VTN where A and B are both VDD inputs. A full voltage swing XOR gate signal is generated using an inverter. This XOR gate and Cin input signals will help to generate Cout and SUM outputs with a maximum of one VT loss. Figure 1: 1-bit adder CMOS circuit This one bit adder after

## Brenkung Adder Design Essay

1048 Words | 5 PagesExecutive Summary – Adder Design The objective of the project is to design a 16-bit adder. The goal of the project is to minimize the delay while keeping power within constraints, as well as minimizing the area. The constraints are as follows: Energy/operation has to be less , t trise han t0.5nJ and fall < 200ps, and use the standard cell layout, which must obey all the design rules. Throughout the course there were several adder topologies with different advantages been introduced, and

## Adders Essay

683 Words | 3 PagesMore complex adders [edit]Ripple carry adder 4-bit adder with logic gates shown It is possible to create a logical circuit using multiple full adders to add N-bit numbers. Each full adder inputs a Cin, which is the Cout of the previous adder. This kind of adder is a ripple carry adder, since each carry bit "ripples" to the next full adder. Note that the first (and only the first) full adder may be replaced by a half adder. The layout of a ripple carry adder is simple, which allows for fast

## Series and Parallel Essay

799 Words | 4 PagesEXPERIMENT 8: Series and Parallel Circuit Elements ABSTRACT Current and potential difference or Voltage was measured on a Series and Parallel circuits by the use multi-tester or multi-meter. The Resistance of two in the Series and Parallel circuits were solved (by V=IR). Total resistance can be also obtained from the color code of resistors which was compared to the solved on (theoretical). Electromotive forces were also observed in a series and parallel by using a nine volts battery. Percent

## 4 Bit Adder Essay

6240 Words | 25 PagesPa ra llel Adders 1. Introduction The saying goes that if you can count, you can control. Addition is a fundamental operation for any digital system, digital signal processing or control system. A fast and accurate operation of a digital system is greatly influenced by the performance of the resident adders. Adders are also very important component in digital systems because of their extensive use in other basic digital operations such as subtraction, multiplication and division. Hence, improving

## 8 Bit Adder Essay

614 Words | 3 Pagesthe most basic components of every computing device is the adder that sums the amplitudes of two input signals. It is a component of computer processors that calculate addresses and adds two numbers sent from processing instruction. They usually used in arithmetic logic units. Most common adders operate on binary numbers. Full-adders and half-adders are the two common types of an adder. Full-Adder can add two binary numbers while Half-Adder cannot handle the addition of any two arbitrary numbers because

## Parallel Prefix Adders Essay

2296 Words | 10 PagesDesign and Characterization of Parallel Prefix Adders using FPGAs David H. K. Hoe, Chris Martinez and Sri Jyothsna Vundavalli Department of Electrical Engineering The University of Texas, Tyler dhoe@uttyler.edu Abstract—Parallel-prefix adders (also known as carrytree adders) are known to have the best performance in VLSI designs. However, this performance advantage does not translate directly into FPGA implementations due to constraints on logic block configurations and routing overhead. This

## Parallel Essay

631 Words | 3 PagesThe idea of Level 1 parallel universes basically says that space is so big that the rules of probability imply that surely, somewhere else out there, are other planets exactly like Earth. In fact, an infinite universe would have infinitely many planets, and on some of them, the events that play out would be virtually identical to those on our own Earth. We don’t see these other universes because our cosmic vision is limited by the speed of light — the ultimate speed limit. Light started traveling

## Parallel Economy Essay

4447 Words | 18 Pagesof Development Issues Vol. 11 & 12 No. 1-2 (2010) Combined Issue The Parallel Economy... THE PARALLEL ECONOMY IN INDIA: CAUSES, IMPACTS AND GOVERNMENT INITIATIVES Sukanta Sarkar * Abstract The study has made an attempt to assess the overall profile of parallel economy in India, particularly in terms of causes, impacts and government initiatives. The results indicate that parallel economy has been expanding very rapidly in India as well as in developing countries

## Parallel in Hamlet Essay

358 Words | 2 Pageshe first parallel in Hamlet occurs between the two kings of Denmark and Norway . Both kings had died and the brothers had taken over the throne. 1.i.86 "(King Hamlet) Did slay this Fortinbras" This shows the death of the king, later on Claudius in 1.ii.28 speak of the ruler of Norway being young Fortinbras uncle "(King of) Norway, uncle of young Fortinbras". Shakespeare made this parallel because during the times of monarchs it was normal for the brother to take over the throne when one had fallen

### 4 Bit Parallel Adder Essay

2357 Words | 10 Pages### Brenkung Adder Design Essay

1048 Words | 5 Pages### Adders Essay

683 Words | 3 Pages### Series and Parallel Essay

799 Words | 4 Pages### 4 Bit Adder Essay

6240 Words | 25 Pages### 8 Bit Adder Essay

614 Words | 3 Pages### Parallel Prefix Adders Essay

2296 Words | 10 Pages### Parallel Essay

631 Words | 3 Pages### Parallel Economy Essay

4447 Words | 18 Pages### Parallel in Hamlet Essay

358 Words | 2 Pages