Parallel Adder Essay

3174 WordsOct 28, 201213 Pages
LETTERS International Journal of Recent Trends in Engineering, Vol 2, No. 6, November 2009 A Novel Power Delay Optimized 32-bit Parallel Prefix Adder For High Speed Computing P.Ramanathan 1, P.T.Vanathi 2 1 PSG College of Technology / Department of ECE, Coimbatore, India. Email: pramanathan_2000@yahoo.com 2 PSG College of Technology / Department of ECE, Coimbatore, India. Email: ptvani@yahoo.com Abstract—Parallel Prefix addition is a technique for improving the speed of binary addition. Due to continuing integrating intensity and the growing needs of portable devices, low-power and high-performance designs are of prime importance. The classical parallel prefix adder structures presented in the literature over the years optimize for logic depth, area, fan-out and interconnect count of logic circuits. In this paper, a new architecture for performing 32-bit Parallel Prefix addition is proposed. The proposed 32-bit prefix adder is compared with several classical adders of same bit width in terms of power, delay and number of computational nodes. The results reveal that the proposed 32-bit Parallel Prefix adder has the least power delay product when compared with its peer existing Prefix adder structures. Tanner EDA tool was used for simulating the adder designs in the TSMC 180 nm and TSMC 130 nm technologies. Index Terms— Parallel Prefix Adder, Dot operator, SemiDot operator, CMOS, Odd-dot operator, Even-dot operator, Odd-semi-dot operator, Even-semi-dot operator In the above equation, ‘ • ’ operator is applied on two pairs of bits ( pi , g i ) and ( pi −1 , gi −1 ) . These bits represent generate and propagate signals used in addition. The output of the operator is a new pair of bits which is again combined using a dot operator ‘ • ’ or semi-dot operator ‘ • ’ with another pairs of bits. This procedural use of dot operator ‘ • ’ and semi-dot operator ‘ • ’

More about Parallel Adder Essay

Open Document